Current Steering Dac Thesis

Current Steering Dac Thesis-25
All schematic level designs are done in virtuoso schematic design tool of Cadence IC 6.1.6 and executed in spectre simulator.

Tags: Solving Problems With Linear EquationsWriting A Essay OnlineRainwater Harvesting Phd ThesisLeadership Essay RubricComputer Addiction Thesis PaperHsc Art Essay QuestionsCom 150 Effective Essay Writing

In this paper, an 8-bit segmented current-steering digital-to-analog converter (DAC) is presented where the digital and analog parts are unified using current mode binary to thermometer decoder, resulting in a smaller chip area and simple layout scheme.

In addition, the latch and driver circuits which are the main blocks of conventional current-steering DACs are eliminated in this design.

Finally, the proposed DAC is simulated in 0.18 μm CMOS technology with the 1.8 V supply voltage.

The post-layout simulation results show that differential nonlinearity and integral nonlinearity errors are 0.034 and 0.024 LSB, respectively.

The modified CS architecture is segmented as 6 4, to achieve optimum performance and to minimise area, where 6 most significant bits (MSBs) are realized using a unary sub-DAC and 4 least significant bits (LSBs) are implemented in Chinese abacus technique.

This proposed DAC consists of only three different types of current sources.

For further information, including about cookie settings, please read our Cookie Policy .

By continuing to use this site, you consent to the use of cookies.

We use cookies to offer you a better experience, personalize content, tailor advertising, provide social media features, and better understand the use of our services.

To learn more or modify/prevent the use of cookies, see our Cookie Policy and Privacy Policy.


Comments Current Steering Dac Thesis

The Latest from ©